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A quantitative study of the dynamics of threshold-voltage shifts with time in gallium-indium zinc
oxide amorphous thin-film transistors is presented using standard analysis based on the stretched
exponential relaxation. For devices using thermal silicon oxide as gate dielectric, the relaxation time
is 3105 s at room temperature with activation energy of 0.68 eV. These transistors approach the
stability of the amorphous silicon transistors. The threshold voltage shift is faster after
water vapor exposure suggesting that the origin of this instability is charge trapping at
residual-water-related trap sites. © 2009 American Institute of Physics. DOI: 10.1063/1.3187532
Amorphous gallium-indium zinc oxide GIZO thin-film
transistors TFTs have attracted attention for their possible
applications to flat, flexible, and transparent displays,1–4 es-
pecially when processed at low temperatures. However, like
the other TFTs’ technologies, they also suffer from a stability
phenomena known as gate-bias stress.5,6 This effect mani-
fests itself as a continuous increase in threshold voltage Vth
when the gate bias is kept constant over time. This limits the
application of these TFTs in demanding applications, such as
active matrix organic light emitting displays. The increase in
Vth lowers the luminance of individual pixels over time,
causing display nonuniformity.7 As an example, using cur-
rent technologies several driving transistors per pixel are
necessary to compensate for the Vth shift. Hence, a proper
understanding of the stressing mechanism is of paramount
importance.
Gate-bias stress effects are commonly reported in the
literature for a variety of transistors, a-Si TFTs,8 organic
transistors,9–11 and recently also in amorphous oxide semi-
conductors TFTs.12–15 The effect has been explained as a
slow trapping of charge carriers in defects of unknown origin
located at the semiconductor/dielectric interface.13 It is
known that the current degradation is faster when the devices
are exposed to atmosphere15,16 and that the stability improves
after annealing.1 Also, it has been reported that the effects
can be reduced by the insertion of a passivation layer, either
between the dielectric and the semiconductor17 or on top of
the semiconductor in bottom-gate structures.16
This work provides a quantitative study of the gate-bias
stress instability as a function of temperature and environ-
ment conditions. The results allow a comparison with com-
peting TFTs technologies. Furthermore, it also provides evi-
dences that water vapor contamination enhances this
instability. Therefore, there is no conceptual limitation for
the stability of GIZO based TFTs. This is in contrast to hy-
drogenated amorphous silicon TFTs where the instability is
caused by the creation of intrinsic defects, unsaturated va-
lence states into which electrons are trapped.
The device fabrication process has been described in de-
tail elsewhere.18 Briefly, the TFTs were produced with a stag-
gered bottom gate configuration on silicon wafers, which
acted as the gate electrode. 100 nm thick SiO2 produced
either by a thermal oxidation or by b plasma enhanced
chemical vapor deposition PECVD was used as the dielec-
tric. A 40 nm thick GIZO 1:2:2 mol of Ga2O3: In2O3:ZnO
film was deposited at room temperature by rf magnetron
sputtering, serving as the active channel layer. Finally, Ti/Au
source/drain electrodes were e-beam evaporated with typical
channel width and length of 50 and 25 m, respectively.
The GIZO active layer and the source/drain electrodes were
patterned using the lift-off technique. The effect of annealing
was studied by measuring both as-grown and annealed de-
vices, being the annealing performed in a tubular furnace for
1 h, in air, at 200 °C. Wet-atmosphere exposure was carried
out by bubbling dry N2 through distilled water poured into a
sealed flask. After this, the sample chamber was pumped to
high vacuum for one hour prior to any electrical measure-
ments.
Electrical measurements were carried out using a Kei-
thley 487 picoammeter/voltage source. Measurements were
carried out in dark conditions, in air as well as in high
vacuum. Before stressing, the devices have a Vth in the range
of 1–3 V. All the transistors work in accumulation mode.
Stress was measured as a function of time and tempera-
ture. As a typical example linear transfer curves are pre-
sented in the inset of Fig. 1 as a function of stress time. The
device was fabricated using thermal SiO2 as gate dielectric
and it was annealed at 200 °C, being all the measurements
done in vacuum. The applied gate bias during stress was
10 V and the transfer curves were measured in the linear
region at a drain bias of 0.5 V. The gate-bias induced stress
does not affect significantly the FE, which is readily con-
firmed by the observation that the transistor transfer curves
shift in a parallel fashion. However, it can be noticed that the
curves were not perfectly linear over the entire voltage range.
Assuming that the threshold-voltage shift Vth is due
to trapped charges with surface density Ntr, Vth is then
given Vth=eNtr /Cox, where Cox is the capacitance of the
gate dielectric and e is the elementary charge. These trapped
charges create an electric field that has to be compensated by
the gate bias before an accumulation layer can be formed.
The rate at which the charges are trapped depends on the free
carrier concentration Nf. For an exponential distribution of
trap states characterized by a temperature T0, Vth at infiniteaElectronic mail: hgomes@ualg.pt.
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stress time is equal to the applied gate bias, yielding a
stretched exponential decay for Vth with time,
Vtht = V01 − exp−  t

	
 ,
where  is a characteristic time constant, the dispersion pa-
rameter  equals T /T0, and V0=VG−Vth0, where Vth0 is the
threshold voltage at the start of the experiment. The relax-
ation time is thermally activated as
 = −1 exp EakBT ,
where Ea is the mean activation energy for trapping and  is
the frequency prefactor. This formalism allows the quantifi-
cation of the device stability and is irrespective of the micro-
scopic details of the process involved.19
The Vth is presented as a function of time on a logarith-
mic scale in Fig. 1. Vth saturates with time being the maxi-
mum shift equal to the applied gate bias. The continuous line
is a fit to a stretched exponential. Perfect agreement is ob-
tained for =3105 s and =0.5 yielding a characteristic
temperature of the trap states T0 of 600 K. A similar agree-
ment was found for stress measurements at other tempera-
tures see Table I.
To further investigate the trapping dynamics, stress mea-
surements were performed at various temperatures, in
vacuum, using annealed TFTs with thermal SiO2. The char-
acteristic relaxation times are presented as a function of re-
ciprocal temperature in Fig. 2. A straight line is obtained
showing that the relaxation time is thermally activated, with
Ea=0.68 eV and =106 s−1. The inset of Fig. 2 shows the
values of  as a function of temperature. Ea can be related to
the microscopic nature of the trap site.
In spite of being recently observed that the gate-bias
stress effect in TFTs can be reduced by protecting the tran-
sistors against environmental humidity, either with an encap-
sulation layer or by operating the transistor in vacuum,15–17 a
correlation between stability and contamination by water has
never been established. In order to study this relation we
measured and compare the stability of the annealed sample
before and after water vapor exposure for 24 h. Figure 3
shows the relative threshold voltage shift Vth
rel
= Vth
−Vth0 / Vg−Vth0. After water contamination, Vth increases
with time much faster than before water vapor exposure. The
continuous lines in Fig. 3 are fits to a stretched exponential.
From these fits we obtain for  a value that decreases one
order of magnitude from =3105 to 3.9104 s, while 
remains approximately constant 0.5. The fitting param-
eters are shown in Table I.
Water vapor exposure also causes a small change in the
initial Vth unstressed device, changing from 1.1 to 0.8 V.
Therefore, the curves cross each other if Vth is represented in
FIG. 1. Vth as function of time on a logarithmic scale. The continuous curve
is a fit with stretched-exponential time dependence. The inset shows the
drain current in the linear region VDS=0.5 V as a function of the applied
gate bias for increasing stress time. The gate bias during stress was 10 V and
the temperature 20 °C.
TABLE I. Activation energy Ea, relaxation time , and dispersion parameter, , at room temperature for investigated transistors, as well as for organic and
silicon transistors. The table contains both our data as well as literature data. Values are presented for gate-bias stress in accumulation and recovery.
Semiconductor dielectric/processing
 @RT
s 
Ea
eV Ref.
GIZO annealed @ 200 °C thermal SiO2, stress in vacuum 3.0105 0.5 0.68 This work
GIZO annealed @ 200 °C PECVD SiO2 measured in air Stress 1.2105 0.5 This work
Recover 4102 0.12
GIZO as-grown PECVD SiO2 measured in air Stress 1.4103 0.5 This work
Recover 4104 0.4
GIZO, thermal SiO2 annealed @ 300 °C Stress 2104 0.42 0.53 13
GIZO, thermal SiO2 annealed @ 300 °C Stress 2104 14
Recover 3105
Organic semiconductor in vacuum 1107 0.44 0.6 10
Organic semiconductor in air 1104 0.5 11
Amorphous silicon Stress 8107 0.98 19
Recover 5109 1.1
Microcrystalline silicon 1012 1.07 6
FIG. 2.  as a function of reciprocal temperature. The line shows that  is
thermally activated with Ea=0.68 eV. The inset shows the corresponding 
as a function of temperature.
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absolute values. To avoid this crossing effect we chose to
represent in Fig. 3 the relative threshold voltage shift Vth
rel.
The linear transfer curves before and after the exposures
to humidity are shown in the inset of Fig. 3. After water
vapor contamination Vth decreases from 1.1 to 0.8 V and the
FET improves slightly from 5 to 6 cm2 /V s. These small
changes, corresponding to a slight improvement on the de-
vice performance, can be the result of surface adsorbed water
which still remains after pumping in vacuum. This water
causes the formation of a surface accumulation layer of
electrons.15 However, water which diffuses toward the inter-
face SiO2 /GIZO may act as a deep carrier trap leading to Vth
degradation as observed in our experimental results. In con-
trast, it has been reported that the presence of water during
annealing improves the transistor parameters.20 In this case,
the combined effect of water and oxygen at high tempera-
tures passivates unstable bonds or carrier defects.20
Gate-bias stress experiments were also carried out on
devices fabricated using SiO2 grown by PECVD as a gate
dielectric. Thermal annealed devices showed a significant
higher stability than the as-grown devices see Table I. In
view of the previous results, the improvement of the device
stability is possibly caused by the out-diffusion of water
from the device.
To benchmark the stability of GIZO based transistors we
have included in Table I the parameters , , and Ea for other
TFTs’ technologies. The relaxation time of an annealed tran-
sistor is approaching the a-Si transistors. Also, since a-Si and
c-Si TFTs have activation energy higher than GIZO based
TFTs, the difference in stability becomes less pronounced at
high temperatures. Our data also shows a relaxation time of
3105 s, which is one order of magnitude higher than the
best value reported in the literature 2104 s for a GIZO
based transistor produced using thermal SiO2 as a gate
dielectric13,14 see Table I.
In applications such as active matrix displays, the tran-
sistor is only temporarily switched on. The generated Vth
relaxes in the off-state. Recovery of stress is, therefore, as
important as stress. The Vth recover was studied by keeping
the drain and the gate terminals grounded between the mea-
surements of the transfer curves. Measurements were done
on devices using PECVD SiO2 as a gate dielectric. The Vth
is completely reversible and follows stretched-exponential
time decay. Table I shows that for the as-grown device, the
relaxation time for stress is slightly smaller than for recovery.
However, recovering is much faster in the annealed device.
This behavior is different from the previous reported for
GIZO based transistor where Vth recovering is observed to
be slower than stressing,14 as well as on a-Si transistors
where stress is orders of magnitude faster than recovery see
Table I.
In summary, we have investigated the stability of amor-
phous oxide TFTs using GIZO as the semiconductor channel
layer. The Vth with time according to a stretched exponen-
tial. The relaxation times are thermally activated with activa-
tion energy of 0.68 eV for thermal SiO2. Differences in sta-
bility are due to differences in the relaxation time that varies
between 102 and 105 s. The gate-bias stress is completely
reversible. Experiments after water vapor exposure clarifies
previously reported results, demonstrating that water con-
tamination increases significantly the gate-bias stress insta-
bility.
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ting parameters are in Table I. The inset shows the corresponding changes in
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